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Abstract— Substrate ramps and stepped stress transient 
measurements are applied to study vertical charge transport 
mechanisms in GaN-on-Si power HEMTs. By choosing 
appropriate bias points for substrate stress it is possible to single 
out the dominant charge transport mechanism: at low negative 
biases transport through carbon-doped GaN manifests itself in 
negative transients with apparent activation energy (EA) =  0.29 
eV, while at larger negative voltages transport through 
unintentionally doped GaN is characterized by positive transients 
(EA =  0.38 eV). We present experimental evidence for 3D variable 
range hopping taking place in C-doped GaN and 1D hopping along 
the dislocations in unintentionally doped GaN. By investigating 
transients obtained from bidirectional voltage steps of 10 V 
potential difference in the range 0 to -140 V, we observe that 
hopping transport through dislocations shows non-Ohmic 
behavior at low substrate biases, which manifests itself in a time 
constant τ strongly dependent on bias. We propose that this can be 
explained by the existence of a diode junction between the 
dislocation core and the 2D electron gas (2DEG). 
 
Index Terms—AlGaN/GaN HEMT, vertical leakage, vertical 
charge transport, dislocations, activation barrier. 
I. INTRODUCTION 
GaN-on-Si High-Electron-Mobility Transistors (HEMTs) 
offer dramatic improvements in efficiency and power module 
volume [1], [2]. However, buffer trapping related dynamic RON 
still poses problems for full utilization.  
Fig. 1a shows a schematic of an ungated HEMT and its basic 
epitaxial structure. At the vertical fields experienced in normal 
operation, buffer trapping is mainly dominated by the processes 
taking place in the unintentionally doped (UID) and carbon 
doped GaN (GaN:C) layers. However, separation of the 
individual contributions of each layer is not trivial and the 
previous attempt described in [3] has large error bars. 
To suppress dynamic RON, Uren et al. [4] demonstrated the 
necessity for vertical leakage paths via a trap assisted band-to-
band process across the UID GaN and extending into the 
resistive GaN:C layer. Measurements on vertical pn diodes in 
GaN LEDs have shown that the leakage is primarily associated 
with screw dislocations, and for vertical power pn diodes this 
has been shown to be consistent with hopping conduction [5]. 
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The impact of leakage on dynamic RON in GaN-on-Si HEMTs 
is discussed in [6]. 
Figure 1. a) Diagram of the ungated HEMT used in this study with dislocations 
highlighted in blue. b) 1D lumped element diagram of the HEMT; proposed 
new diode barrier circled red; dislocations extending from GaN:C to the 2DEG 
have been shown in blue; c) substrate ramp experiment (ramp rate  1 V/s); the 
areas where negative and positive charging of the buffer takes place have been 
indicated on the diagram. 
 
In the case of GaN:C, vertical charge transport involving CN 
acceptors and activation of holes to the valence band (VB) can 
take place with a predicted and experimentally observed 
activation energy EA ~ 0.9 eV [7], [8]. However, it has been 
shown that at carbon concentrations ≥ 1019 cm-3 vertical charge 
transport is dominated by defect band (DB) conduction with an 
apparent EA that is temperature dependent and can vary 
between 0.05 and 0.8 eV [9]. 
In this letter we investigate vertical charge transport within a 
state-of-the-art 200mm GaN-on-Si HEMT epitaxial stack in the 
low-field regime most relevant to dynamic RON. We propose a 
new method for investigation of the vertical charge transport 
process in GaN layers and show that the transport is consistent 
with 3D variable range hopping in a DB in the carbon doped 
layer, and 1D hopping along dislocations in the critical undoped 
channel layer. The key novelty is the recognition that the 
leakage paths through the UID GaN are non-Ohmic and we 
propose that this can be explained by the presence of a 
previously unrecognised diode barrier between the dislocation 
core and the 2DEG.  
II. EXPERIMENTAL DETAILS 
This study was performed on ungated Ohmic structures 
consisting of a GaN–on–Si epitaxial architecture with >1 Ω.cm 
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p-type Si substrate, AlN/AlGaN superlattice strain relief layer 
(SRL), 1 µm carbon doped GaN buffer with concentration 
~2×1019 cm−3 (measured by secondary ion mass spectrometry), 
300 nm UID GaN channel, and AlGaN barrier (Fig. 1a).  
Substrate ramps were performed to study charge transport 
through the stack. This technique involves applying a small bias 
difference to the top contacts to monitor the 2DEG 
conductivity, while slowly ramping substrate bias, acting as a 
back-gate. The changes in conductivity of the 2DEG reflect 
vertical electric fields in the buffer, whilst being insensitive to 
surface effects [3], [10]. This technique is most sensitive to 
vertical charge transport in the upper GaN layers due to their 
proximity to the 2DEG. 
Substrate stress transient measurements were conducted, in 
which the substrate bias is switched rapidly (~10 µs) between 
two specific bias points (Vi, Vf). Time dependence of the 2DEG 
conductivity was measured and time constants (τ) were 
extracted using multiexponential fitting [11]. If the initial 
voltage |Vi| was greater than 0V, then the substrate was biased 
for 1000 s at the voltage Vi, followed by a step to Vf  after which 
a transient was recorded. The measurement timeline is shown 
in Fig. 2. 
Figure 2: Measurement timeline showing: a) substrate transients – voltage is 
switched rapidly from 0V to a chosen value (Vf) then current measured for 1000 
s; b) stepped substrate transients – the substrate is biased for 1000 s at the initial 
voltage Vi, then the voltage is rapidly stepped up (or down) to a value Vf and 
measured for 1000 s. 
III. RESULT 
Substrate ramps were performed on devices across the wafer 
and showed negligible device to device variation. There was 
also no significant variation for devices with different contact 
spacing indicating uniform vertical conductivity across the 
entire length of the device as described in [5]. Likewise, active 
area of the devices had little effect on the substrate ramp. All of 
this implies the transport through the stack can be approximated 
as being 1D and there are no significant leakage paths under the 
contacts or internal lateral leakage paths associated with 2D 
hole gases (2DHGs) or 2DEGs at heterojunctions [12][13]. 
Fig. 1c shows a substrate ramp for a contact spacing of 8 µm. 
Comparison with an ideal capacitive response (i.e. the entire 
epitaxy acting as a dielectric – any response below the line 
requires negative charge and above the line positive stored 
charge) reveals negative charging at V1 and positive charging at 
V3. These regimes were elucidated by substrate conductance 
transients performed at these bias points and show two distinct 
regimes: negative going transient with EA = 0.29 eV and time 
constant τ1 at V1 transitioning to a positive going transient (EA 
= 0.38 eV, τ2) at V3. Fig.3a shows an intermediate regime at V2 
where both are visible. 
Fig. 3b shows the data from stepped stress transients for a 
range of (Vi, Vf) bias points. The time constant for negative 
transient (τ1) is only weakly voltage dependent, while the 
positive transient shows a strong change in time constant (τ2) 
with applied stress. For bidirectional voltage steps (in which the 
substrate stress transients are performed by first stepping the 
voltage from Vi to Vf and vice versa – see Fig. 3c), there is a 
strong asymmetry in τ2, but not τ1, at low voltage, with the ratio 
of τ2 for reverse and forward voltage steps (τ’2/ τ2 ratio) tending 
to unity at higher voltage as is shown in Fig. 3d. 
Figure 3: a) Temperature dependence of normalized drain current transients for 
Vi=0V, Vf=V2 = -70 V. b) Transients for a range of (Vi, Vf) bias points of constant 
potential difference. c) Transients for bidirectional steps (Vi=-10↔Vf=-20) – τ’ 
indicates equivalent reverse process to τ. d) UID GaN – ratio of time constants 
(τ’2 /τ2) for bidirectional steps at different voltages. 
 
Temperature and field dependence of τ1 and τ2 were measured 
and are plotted in Fig. 4. The dependence of τ1 and τ2 on 
substrate voltage can be approximated as 𝑙𝑜𝑔(𝜏−1) ∝ 𝑉𝑆𝑈𝐵  for 
most of the range of τ2 and the entire voltage range of τ1 (Fig. 
4b) with a much stronger dependence for τ2. 
Figure 4. Inverse time constant as a function of a) temperature (at -10 V and 
−140 V for τ1 and τ2 respectively corresponding to the voltages where the 
transport for each is Ohmic) and b) field (at 300 and 380K for τ1 and τ2 
respectively) with different theoretical transport mechanisms fitted to data. Top 
panel shows the data for UID GaN (τ2); bottom panel represents the data for 
GaN:C (τ1). Fitted lines were calculated from the equations described in Table 
1 (NNH and 3D VRH stand for nearest neighbor and 3D variable range hopping 
respectively). 
IV. DISCUSSION 
The location of the charges responsible for the transient 
responses are discussed in [3][4][6]. It is important to note that 
significant charge only resides in narrow depletion regions at 
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the top and bottom of the heavily doped GaN:C layer. Charge 
redistribution and current flow within the GaN:C layer first 
leads to the negative going transient (τ1) as a dipole forms under 
the action of the applied field with negative charge at the top 
and positive at the bottom. This is followed by band-to-band 
leakage from the 2DEG through the UID GaN which 
neutralizes the negatively charged depletion region at the top of 
the GaN:C and leads to the positive transient (τ2). The impact 
of these processes on the shapes of substrate ramps and 
dynamic RON has been described in more detail in [6].  
Temperature and field dependence of vertical leakage was 
compared with the most likely theoretical models (see Table I). 
The constants of proportionality were extracted from the line of 
best fit as dictated by each model. For the GaN:C layer (τ1) the 
measured EA = 0.29 eV indicates activation of holes to the VB 
from CN acceptors was not the dominant process, as the 
signature EA would be ~0.9 eV. The fit in Fig, 4c suggests that 
the charge redistribution within GaN:C is best described by 3D 
variable range hopping. This is consistent with [9] and defect 
band conduction; it might suggest primarily bulk hopping rather 
than dislocation transport which would be expected to be 1D in 
nature. The results obtained from stepped and bidirectional 
stress transients (Fig. 3b,c) show negligible change in time 
constants for small forward and reverse voltage steps, however 
there is clearly a gradual, but nevertheless significant, field 
dependence apparent in Fig. 4b which is not expected for 
hopping [16].  
For the UID GaN layer (τ2), the fits for the temperature 
dependence in Fig. 4a (which were measured at -140V where 
the asymmetry apparent in Fig. 3d was insignificant), are 
consistent with 1D nearest neighbor hopping along 
dislocations.  However, at low fields there is a strong 
asymmetry in conduction (Fig, 3c,d) implying a very strongly 
non-Ohmic conduction process. 1D hopping is an Ohmic 
process (i.e. τ is expected to be field independent as shown in 
Fig. 4b) so cannot explain the strong dependence on field found 
in Fig, 4b, and especially not the dependence on voltage step 
sign at low bias.  
A plausible origin for the non-Ohmic conduction is shown in 
Fig, 5. Fig. 5a shows a simulated vertical band diagram across 
the UID GaN and the upper part of the GaN:C buffer layer 10 s 
after the stress was applied. Charge redistribution within the 
GaN:C (τ1 in Fig. 3a) has resulted in almost complete 
suppression of the electric field across this layer. Charge 
transport across the UID GaN is then expected to be associated 
with the dislocations extending from the buffer to the 2DEG (as 
indicated by the arrows in Fig. 5a). However, where the 
dislocation passes through the 2DEG, there must be a depletion 
region surrounding the core if EF is pinned to the DB at its core 
[18]. This results in a Schottky barrier as shown in Fig. 5b, 
which is in series with the 1D conduction along the dislocation 
(see diode in lumped element diagram in Fig. 1b; we believe 
that it is unlikely there is a significant diode barrier between the 
dislocation and GaN:C due to the p-type nature of the GaN and 
the band bending in the dislocation core of at least 2.5 eV [18]). 
The Schottky barrier is reverse biased for applied negative 
substrate bias, but increasing field will lead to current flow 
through the barrier by processes such as trap assisted tunneling 
or Fowler-Nordheim tunneling. Hence its differential resistance 
will fall with increasing negative bias until the leakage behavior 
is dominated by the Ohmic conduction along the dislocation. 
This provides an explanation for the strongly asymmetric 
behavior seen in Fig. 3d and at least partially for the strong 
electric field dependence. Interestingly and in support of this 
model, similar discrepancy between experimental data and the 
1D hopping model at low voltages was observed by Moroz et 
al. in GaN p-n diodes, however no explanation was offered [5]. 
  
Figure 5: a) Simulated vertical band diagram of the device after 10 s of substrate 
stress for V3 (red) and V1 (black). Blue arrows indicate charge transport along 
the dislocations towards the 2DEG; dashed and dotted lines indicate position of 
the electron and hole quasi Fermi levels respectively. b) Schematic horizontal 
band diagram along the 2DEG – at higher substrate voltages electrons can enter 
the 2DEG more easily as the field thins the depletion region around the 
dislocation core. y and x axes indicate device depth and length. 
 
Finally, we note that strong non-linearity can occur in the 
carbon doped GaN system under some circumstances. Negative 
differential resistance in the IV characteristics of GaN:C to Si 
doped GaN diodes [19], and relaxation oscillation behavior in 
substrate ramp experiments [20], suggest that the transport 
cannot always be described by band edge transport. 
V. CONCLUSION 
In summary, temperature and field dependent measurements 
of GaN-on-Si HEMTs were performed to investigate transport 
mechanisms through the epitaxy at fields significantly below 
breakdown. 1D hopping was identified as the dominant charge 
transport mechanism through UID GaN and was consistent with 
there being a series connected Schottky junction restricting 
charges from entering the 2DEG. Transport through GaN:C 
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Nearest Neighbour Hopping  𝜏−1 = 𝐴𝑁𝑁𝐻exp⁡(−
𝐸𝐴
𝑘𝑇⁄ ) 
Time constant (τ) dependence on temperature (T) for charge transport 
mechanisms (fitting parameters give in brackets). A denotes pre-
exponential factors (with AVRH = 1.68×1020 s-1 and  ANNH = 163.2 s-1), while 
T0 (1.4×109 K) is the Mott Temperature. NTD (6×108 cm-2) denotes 
dislocation density, e electron charge, E electric field, b (0.1nm) trap 
separation along the dislocation, v0 (1 GHz) is the hopping frequency and 
Eσ (60 meV) is the trap characteristic energy distribution [14], [15], [16], 
[17]. 
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